Why is initial block not synthesizable?

0 views

I dislike this

Related questions

  1. Is for loop synthesizable in Verilog?
  2. What is synthesizable RTL?
  3. What's the difference between forever and always?
  4. What are signals in VHDL?
  5. Can we use for loop in Verilog?
  6. What is HDL in VHDL?
  7. What is forever in Verilog?
  8. What does synthesizable mean in VHDL?
  9. What is initial begin in Verilog?
  10. What is the difference between initial and always in Verilog?

Tags

  1. #synthesizable
  2. #asics
  3. #block
  4. #there
  5. #running
  6. #which
  7. #because
  8. #simulation
  9. #hence
  10. #concept
  11. #initial
  12. #hardware