What is synthesizable and non synthesizable?

Related questions

1. What is difference between Verilog and VHDL?
2. What is the difference between initial and final block of Systemverilog?
3. What is synthesizable RTL?
4. What does love always mean?
5. What are signals in VHDL?
6. Why is initial block not synthesizable?
7. Can we use assign statement in always block?
8. Is for forever grammatically correct?
9. What is the difference between initial and always in Verilog?
10. What are synthesizable and non synthesizable constructs?

Tags

1. #verilog
2. #there
3. #constructs
4. #using
5. #accomplish
6. #often
7. #simply
8. #better
9. #testbench
10. #synthesizable
11. #makes
12. #things
13. #simulation
14. #easier
15. #implement
16. #parts
17. #cannot
18. #allows
19. #write
20. #however
21. #called