Why is default clocking block required?

Related questions

1. What does synthesizable mean in VHDL?
2. What does synthesizable mean?
3. Can we use for loop in Verilog?
4. Why is initial block not synthesizable?
5. What is forever in Verilog?
6. What does love always mean?
7. What is HDL in VHDL?
8. What are signals in VHDL?
9. What does always * mean in Verilog?
10. What is the difference between initial and always in Verilog?

Tags

1. #specifying
2. #timing
3. #declared
4. #address
5. #clock
6. #block
7. #introduced
8. #systemverilog
9. #problem
10. #requirements
11. #interface
12. #blocks
13. #program
14. #synchronisation
15. #inside
16. #signals
17. #testbench
18. #clocking
19. #module
20. #design
21. #particular
22. #synchronised