What is generic map in VHDL?

Related questions

1. What do you mean by function and variables write about VHDL variables?
2. What is package declaration in VHDL?
3. What is data flow Modelling in VHDL?
4. What is Modelling in VHDL?
5. What is subprogram in VHDL?
6. Can subprograms be overloaded?
7. What is Xilinx iMPACT?
8. What is instantiation in VHDL?
9. What is FPGA hardware?
10. What is identifier in VHDL?

Tags

1. #instantiation
2. #during
3. #clause
4. #entity
5. #parametrize
6. #using
7. #generics
8. #values
9. #declaration
10. #generic
11. #component
12. #allows
13. #statement
14. #customized
15. #designer
16. #passed